# G-20 Central Processor Service Manual VOLUME 1

# CENTRAL PROCESSOR SERVICE MANUAL VOLUME I

		PAGE
CHAPTER I - INTI	RODUCTION	1-1
CHAPTER 2 - INFO	ORMATION FORMAT	2-1
SECTION $2.1 - N$	AACHINE LANGUAGE WORDS	2-1
2.1-1 2.1-2		2-1 2-4
SECTION $2.2 - C$	PCODE LIST	2-8
SECTION $2.3 - C$	PERAND ASSEMBLY	2-10
	RODUCTION TO MACHINE ANIZATION	3-1
SECTION 3.1 - G	ENERAL	3-1
SECTION $3.2 - M$	IACHINE DIAGRAM	3-4
3.2-1	Machine Diagram Legend	3-4
CHAPTER 4 - CON	TROL REGISTERS	4-1
SECTION 4.1 - O	RIENTATION	4-1
4.1-1 4.1-2	)	4-1 4-3
SECTION 4.2 - C	OMMAND DECODING REGISTERS - CD	4-4
4.2-1	Index Section of CD Register, Normal Command Decoding	4-4
4.2-2	Opcode Section of CD Register, Normal Command Decoding	4-6
4.2-3	Mode Section of CD Register, Normal Command Decoding	4-11
4.2-4	Use of CD Register in Block Input/Output, Repeat and Bootstrap Operations	4–12

			PAGE
SECTION	4.3 - AI	DDRESS REGISTERS	4-18
	4.3-1 4.3-2	The Memory Address Register, MA The Command Address (Or Next Command) Register, CA	4-18 4-19
	4. 3-3 4. 3-4 4. 3-5	The Buffer Address Register, BA The Address Counter Register, AC The Address Memory Register, AM	4-21 4-25 4-27
SECTION	4.4 - BU	JS REGISTERS	4-28
	4. 4-1 4. 4-2 4. 4-3 4. 4-4 4. 4-5	The Command Address Register, CA Control and Enable Register, U Line Response Register, H The Interrupt Request Register, J The Pickapoint Register, PE	4-30 4-31 4-34 4-36 4-36
CHAPTER 5	5 – ARIT	HMETIC UNIT	5—1
SECTION	5.1 - M	EMORY BUFFER REGISTER - B (MB)	5 <b>-</b> 1
SECTION	5.2 - TI	HE ARITHMETIC REGISTERS	5-7
	5.2-1 5.2-2	The N, D, S, M and A Registers The Composite Registers: OA and The Accumulator	5 <b>-</b> 7 5 <b>-</b> 1 0
	5.2 <del>-</del> 3	The Sign Flip-Flops	5 <b>-</b> 11
SECTION	5.3 - T	HE ADDER	5 <b>-</b> 13
	5.3-1 5.3-2 5.3-3 5.3-4	General Description Adder Operation Leapfrog Concepts Logic Function of Adder, R	5-13 5-17 5-22 5-30
SECTION	5.4 - E	XPONENT CIRCUITRY	5 <b>-</b> 34
	5.4-1 5.4-2 5.4-3		5-34 5-37 5-38
CHAPTER	6 - THE	CORE MEMORY SYSTEM	6-1
SECTION	6.1 <b>-</b> G	ENERAL DESCRIPTION	6-1
	6.1-1	Introduction to Central Processor Core Memory	6–1
	6.1 <del>-</del> 2	Coincident—Current Core Memory Theory	6 <del></del> 5

			PAGE
SECTION	6.2 – A	DDRESS DECODING	6-9
SECTION	6.3 - M	EMORY CIRCUITS	6-15
	6.3-1 6.3-2 6.3-3	· ,	6-15 6-18 6-21
SECTION	6.4 - M	EMORY OPERATION	6-29
	6. 4-1 6. 4-2 6. 4-3	Memory Cycles	6-29 6-31 6-33
SECTION	6.5 - M	EMORY PARITY	6-39
SECTION	6.6 - E	XTERNAL MEMORY MODULES (MM-10)	6-43
		General MM-10 Logic MM-10 Special Circuits: MM-10 Clock	6-43 6-46 6-54
CHAPTER 7	7 - ELE	CTRONICS	7-1
SECTION	7.1 - L	OGIC CIRCUITS	7-3
	7.1-3 7.1-4 7.1-5	Diode Gates Inverters Flip-Flops	7-3 7-4 7-9 7-16 7-18 7-20
SECTION	7.2 – C	OMMUNICATION SYSTEM CIRCUITS	7-21
	7. 2-1 7. 2-2	Line Drivers Line Receivers	7–21 7–23
SECTION	7.3 - C	LOCK GENERATOR CIRCUITS	7-25
	7.3-1 7.3-2 7.3-3 7.3-4 7.3-5 7.3-6 7.3-7 7.3-8	Introduction Frequency Source Generator Dual Purpose Flip-Flop Clock Pulse Generator Pulse Amplifier Clock Mode Switch Clock Start-Stop Logic Summary of the Central Processor Clock Generator Pulse Requirements	7-25 7-30 7-32 7-35 7-38 7-39 7-40 7-45

			PAGE
SECTION	7.4 - CI	ENTRAL PROCESSOR POWER SUPPLY	7-47
		General Voltage Regulators	7-47 7-51
SECTION		ENTRAL PROCESSOR TURN-ON/TURN-FF CIRCUITS	7 <b>–</b> 57
		Central Processor Turn—on Cycle Central Processor Turn—off Cycle	7 <b>–</b> 57 7–61
SECTION	7.6 - SF	PECIAL CIRCUITS	7–63
	7.6-2 7.6-3	Power Fault Detector High and Low Temperature Thermostats The Tone Generator Real Time Reference Generator	7–63 7–64 7–65 7–67
SECTION	7.7 - TI	HE CONTROL PANEL	7–69
	7. 7–2 7. 7–3 7. 7–4	Control Panel Switches Control Panel Indicator Lights Marginal Checking Controls Clock Generator Controls Elapsed Time Indicator	7-69 7-72 7-74 7-74 7-75
CHAPTER 8	3 – MAIN	ITENANCE	8-1
SECTION	8.1 - IN	ITRODUCTION	8-1
		Purpose Field Service Tool List	8-1 8-1
SECTION	8.2 - IN	ISTALLATION PROCEDURE	8-6
	8. 2-2 8. 2-3	Shipping Inspection Installation Requirements Operation Checkout	8-6 8-7 8-9 8-10
SECTION		CCESS PROBLEMS AND HIGH EMPERATURE CONDITIONS	8–16
	8.3-1 8.3-2	Access Problems High Temperature Conditions	8-16 8-17
SECTION	8.4 - P	ACKAGES	8-20
		General Information	8-20 8-20

			PAGE
	8.4-3	Techniques	8–23
	8.4-4	Preventive Maintenance	8–26
SECTION	8.5 - W	/IRE-WRAP	8-27
	8.5-1	General Information	8-27
	8.5-2	Tools	8-29
	8.5-3	Techniques	8-31
	8.5-4	Wire-Wrap Check List	8_36

#### CHAPTER 1

#### INTRODUCTION

The intention of this manual is to provide the information necessary to an understanding of the electronic and logical design of the G-20 Central Processor. In these discussions, acquaintance with the following has been assumed:

- 1) the basic principles of electronics,
- 2) Boolean algebra,
- 3) the use of binary-coded octal notation.

Multitudinous published texts are devoted to the exposition of these ideas. The unique aspects of the design of a central processor as complex as the G-20 provide sufficient scope for a single manual; the inclusion of more general information would obscure the issue.

Similarly, familiarity with the G-20 computing system and the underlying system concepts has been assumed. The General Reference Manual is devoted to a thorough analysis of the system and its components; inclusion of this material in the current manual would involve unnecessary duplication. Actions taken by the Central Processor logic that involve communication with other units in the system can be understood only in terms of the system as a whole. In fact, a certain amount of confusion is bound to result from analyzing the detailed workings of the Central Processor without knowledge of the system requirements that dictated the implementation. This is particularly true of the communication and interrupt systems since these are the

most unique elements of the system design. It should be emphasized that a discussion of these systems has a proper place in this manual and that the material has been omitted only because it is so well presented in the Reference Manual. Discussions in this manual presuppose acquaintance with this information.

The manual has been published in two volumes with Volume 2 being devoted entirely to the logic. Volume 1 begins with a discussion of the overall design of the computer, proceeding to a detailed analysis of the electronic design and, finally, to particular information dealing with the maintenance of the Central Processor. Material contained in Chapter 2 (Information Format) constitutes an exception to the rule of not repeating information from the Reference Manual. This chapter includes a discussion of the various G-20 word formats, a list of the G-20 commands (operation code list), and a brief description of the operand assembly process. The latter is included here to provide orientation into the manner of program execution. (Sections 9.1 - 9.3 cover the same material from the point of view of the logical implementation.) Most of this information appears in the General Reference Manual. Its inclusion here can be justified on the grounds that it is referred to frequently and should, therefore, be readily available for reference. Further, its basic nature is such that all logical manipulations discussed in the manual result from some aspect of the format and, thus, a solid grasp of these ideas is essential. Chapter 3 (Introduction to Machine Organization) is devoted to a general description of the machine layout with particular emphasis being placed on the machine diagram. Chapter 4 describes the Central Processor control registers: their uses, the existing transfer paths, means available for shifting information, and the general relationships between these registers and the logic. The importance of the CD register (Command Decoding) is stressed since the decoding that takes place here controls all subsequent activities. Chapter 5 introduces the Arithmetic Unit:

the registers and their inter-relationships, adder circuitry and operation, exponent circuitry, etc. Chapter 6 covers the operation of the memory system: the circuits, handling of address decoding and memory parity, timing considerations, connections of the system to external memory, and the operation of the system using external memory units. The basic Central Processor electronic design is discussed in Chapter 7. This includes descriptions of logic circuits, communication circuits, and so on. Chapter 8 is devoted to a generalized discussion of maintenance of the Central Processor: the tools required and the procedures to be followed.

The analysis of the logic in Volume 2 begins with a description of Master Control, the section of the logic that determines the handling of each command word, in Chapter 9. Chapter 10 introduces several short, miscellaneous operations, Chapter 11, the logic involved in memory operations, 12, input/output, and 13, the use of the adder circuitry. This breakdown is discussed in detail in Sections 9.1 and 10.1.

Basic documentation for the G-20 Central Processor consists of the drawings, schematics, wire list, and logic flow charts. All of the flow charts appear in Volume 2. Relevant sections of the drawings are included in Volume 1. The wire list and schematics, which relate the logic to the circuits that implement it, are available to those who require use of them.

Certain conventions in terminology have been used throughout this manual: one is discussed here, the others are pointed out as they arise. In each instance an attempt has been made to choose the most generally applicable term. Even so, no set of terms could be expected to satisfy every case; exceptions are bound to occur.

As an example of the choice of terminology, consider the problem of register bit designations. G-20 floating-point arithmetic is carried out to an accuracy of 42 bits so that all registers involved in such operations must be 42 flip-flops long. However, some registers have extra flip-flops at one or both ends (see Figure 3.2-2) that provide a means for retaining significance when certain overflow conditions occur. (The value is brought into normal range by means of shifts in conjunction with exponent increments or decrements.) These extra bits are also useful in the performance of shifts between registers. The existence of extra positions means that the least significant flip-flop in some registers holds the 0 order bit (Bit  $\times 2^0$ ) while in others it holds the -1 (Bit  $\times 2^{-1}$ ), -3 (Bit  $\times 2^{-3}$ ), or the -4 (Bit  $\times 2^{-4}$ ) order bit. Thus, reference to a particular bit on the basis of the number of the flip-flop storing it would not indicate the order of the bit. For this reason the convention adopted is tied to the order of the information, not to the number of the flip-flop. Each bit is named for the power of 2 with which it is associated. For example, in register S which has a single extra flip-flop at the lower end, the 0 order bit is stored in the second flip-flop but is referred to as Bit 0. For the M register, which has three extra flip-flops at the lower end, the 0 order bit will still be called Bit 0, while the first flip-flop in M contains Bit -3, the second, Bit -2, etc., and the fifth, Bit 1, the sixth, Bit 2, etc. This avoids the confusion that would result from use of flip-flop designations.

#### CHAPTER 2

#### INFORMATION FORMAT

#### SECTION 2.1 - MACHINE LANGUAGE WORDS

In a computing device as versatile as the G-20 Central Processor, it is necessary to deal with various types of information. Yet, the memory modules are of standard design with 32 bits reserved for the storage of a Central Processor word. (A memory word consists of 33 bits, but the thirty-third bit is reserved for parity.) It therefore becomes necessary to establish a system that allows the programmer to know exactly what information each 32-bit Central Processor word contains, and at the same time allows the Central Processor to know how to process it. Figure 2.1-1 lists all possible variations of word format that the Central Processor can use. These words are all in machine language (binary number system of 1's and 0's) that the Central Processor can either decode or use directly in information manipulations. These machine language words present the eventual form of all commands and data used by the Central Processor no matter how sophisticated the original program language may be.

2.1-1 COMMAND WORD FORMAT All instructions of a program processed by the Central Processor will appear in the command word format shown in Figure 2.1-1. An examination of this figure reveals that the command word is broken down into several distinct sections. The 15 least significant bits (bits 0 to 14) are referred to as the Base

Address, A. This part of the command may be used as an operand or an address of an operand depending upon the mode of operation. (Operating modes are discussed in Section 2.3.) The range of numbers in this region is from 0 to 32,767<sub>10</sub>. Thus, it can be seen that if the A field is being used as an address of an operand, any location in memory can be selected.

The next 6-bit section of the command word (bits 15 to 20) is the index, I, field and designates index addresses. This I field makes it possible to reference an index location and some other memory location while using a single command word, thus saving time and memory space. Since 6 bits have been assigned to this section, the I field can address only the first 64 locations in memory. An I field equal to zero is a special case that means no index address is specified and consequently, only 63 index addresses are available. We will digress momentarily from the command word and discuss these index addresses since an early, basic understanding of them and their uses is quite important.

Programmers often have need for counters within their programs. These counters, or tallies, are incremented or decremented each time a predetermined event occurs during the processing of a program. The number remaining in the tally at the end of the processing of the program may be included as part of the result. Also, there are many cases where it is not only desirable to maintain a tally on a particular operation, but also to know when a predetermined number of repetitions has occurred. Thus, a tally and a test are needed. Any location in memory could be used as a tally, but it would take three commands to do a tally or a tally and test operation. A group of commands designed to provide modifications of the index locations in memory, however, can accomplish a tally or a tally and test operation by the use of only one of these special commands. The numerical value of this changing tally stored in one of the index locations can also be used to modify the

operand X of a command word. This use of the index locations is discussed in Section 2.3.

The 7 bits of the opcode section of the command word (bits 21 to 27) contain one of the opcodes (operation codes) listed in Table 2.2-1. The configuration of these 7 bits will later be decoded by the Central Processor to determine necessary steps and internal paths used in the processing of the opcode. It will be noted that Table 2.2-1 lists all of the opcodes as 3-digit octals (9 bits), whereas only 7 bits are available for the opcode in the command word. This is acceptable, however, since the most significant octal digit of an opcode is never greater than 1 octally (001 in binary). Thus, it is seen that indeed only 7 bits are needed to represent any opcode octal representation. The two most significant bits of the most significant octal of the opcode are used by the command word (bits 28 and 29) to indicate the mode of operation. There are four operating modes available (discussed in Section 2.3). The opcode octal representation as commonly listed will appear quite different from the corresponding octal in the command word. This relationship is shown in Table 2.1-1.

TABLE 2.1-1		Octal Corresponding to Most of Opcode List Presentation					
	Most Significant Octal Digit in Opcode List						
Mode	0	1					
0	. 0	1					
1	2	3					
2	4	5					
3	6	7					

The remaining 2 bits of the command word are flag bits. These are

flag bits which provide programmable interrupts.

Double Precision Numbers. Double precision number words are made up of two 32-bit Central Processor words. The mantissa of the first of the two words contains the 21 least significant bits of the 42-bit operand and the mantissa of the second word contains the 21 most significant bits. Bits 21 through 31 are the same as in a single precision number word with the exception that bit 29, the length tag will be a 1, designating a double precision word. It should be noted that bits 21 through 31 of both words of the double precision number will be identical. Bits 31 through 21 of the second word, however, are not needed by the Central Processor decoding and are ignored. When bit B29 is high and logic opcodes are not being processed, all operations will be done in floating point even if pickapoint operations are indicated by the pickapoint mode flip-flop, UPE.

Floating Point Integer. Floating point integer words are also very similar to the single precision number word format, except that the exponent (bits 21 to 26) is always set to zero and the sign of the exponent is plus (bit 27 always set to zero). It should also be noted that the contents of the mantissa of the floating point integer are quite different in basic concept from the contents of the mantissa of a single precision number word. The mantissa of the single precision number word contains the rounded 21 most significant bits of a variable exponent number, while the mantissa of a floating point integer contains the truncated 21 least significant bits of a zero exponent (80) number.

Pickapoint Single Precision Number. In the pickapoint single precision word, the mantissa (bits 0 through 26) contains the binary representation of the operand. The exponent and the sign of the exponent, normally positioned in bits 21 through 27, in the pickapoint mode of operation are held in the PE register (a 7-bit register). Since the

contents of the PE register can only be changed by the programmer, this allows computation referenced to some preassigned exponent value. This facilitates the processing of fixed point computations. Bit 27 is 1 indicating a pickapoint single precision number as opposed to a pickapoint integer where bit 27 equals 0. Bit 28 holds the sign of the mantissa (0 = plus, 1 = minus), and the length tag (bit 29) is 0 indicating a single rather than double precision word (pickapoint mode operations can only occur in single precision). Bits 30 and 31 are the flag bits.

Pickapoint Integer. The pickapoint integer is very similar to the pickapoint single precision number format. With pickapoint integer, however, bit 27 of the word is set to zero to indicate an integer word and, therefore, the 7 bits of the PE register are set to zero (zero exponent). Also, the basic concept of the mantissa of the pickapoint single precision number and of the pickapoint integer is quite different. The mantissa of the pickapoint single precision number contains the rounded 27 most significant bits of a word to some variable, predetermined exponent, whereas the mantissa of a pickapoint integer contains the truncated 27 least significant bits of a zero exponent number (8<sup>0</sup>).

Logic Word. The logic word is made up of two parts, the flags (bits 30 and 31) and 30 bits of information (bits 0 to 29) that have no exponent associated with them. These words have no use in actual mathematical computations; however, used with the logic commands they provide an easy means of manipulating or changing command or data words within the machine. The previously discussed use of logic words to provide flags to command or data words once they are in memory is one illustration of their uses.

FIGURE 2.1-1 Central Processor Word F	ormats
FLAGS MODE OPCODE INDEX 31 30 29 28 27 21 20 15 14	BASE ADDRESS
STANDARD COMMAND WORL	)
MANTISSA SIGN	
ENGTH TAGEXPONENT SIGN	
FLAGS 0 ± ± EXPONENT   31 30 29 28 27 26 21 20	MANTISSA 0
SINGLE PRECISION NUMBER, FLOATIN	
MANTISSA SIGN	IO TOTAL
LENGTH TAG EXPONENT SIGN	
FLAGS °1 ± ± EXPONENT	MANTISSA
31 30 29 28 27 26 21 20	0
DOUBLE PRECISION NUMBER, RIGHT H	ALF (X)
SAME AS ABOVE, SEE TEXT.	MANTISSA
31 21 20	0
DOUBLE PRECISION NUMBER, LEFT HA	1LF, (X+1)
INTEGER SIGN  ENGTH TAG — EXPONENT SIGN - A C	
FLAGS 0 ± 0 EXPONENT = 0	INTEGER
31 30 29 28 27 26 21 20	0
INTEGER FLOATING POINT	
MANTISSA SIGN ENGTH TAG — INTEGER TAG	
INTEGER TAG	
FLAGS   0   ±   1   MANTISSA   31   30   29   28   27   26	. 0
SINGLE PRECISION NUMBER, PIC	
INTEGER SIGN	
ENGTH TAG INTEGER TAG	
FLAGS 0 ± 0 INTEGER 31 30 29 28 27 26	
INTEGER PICKAPOINT	0
INTEGER FIGRAPOINT	
FLAGS	
31 30 29	0
LOGIC WORD	

# SECTION 2.2 - OPCODE LIST

	E NOTA		USERS CODE	OCTAL CODE	ENGR. CODE	NAME	OPERATION	
Octal	Alpha	Engr.	ADDRE	ADDRESS PREPARATION				
			OÇA	000	NO	Clear and Add	X + (OA)	
000 001	OCA FOP	NO TO	ocs	020	N1	Clear and Subtract	$-X \rightarrow (OA)$ $X + (Acc) \rightarrow (OA)$	
002	ADX	B2	OAD OSU	040 060	N2 N3	<u>A</u> dd <u>Su</u> btract	- X + (Acc) - (OA)	
005	CLA	A0	OAN	100	N4	Add and Negate	$-[X + (Acc)] \rightarrow (OA)$	
006	AXT	В6	OSN	120	N5	Subtract and Negate	-[-X + (Acc)] + (OA)	
011 012	IOZ LXP	50 B0	OAA	140	N6	Add and Take Absolute Value Subtract and Take Absolute Value	$\begin{array}{l} X + (Acc) \uparrow \rightarrow (OA) \\ -X + (Acc) \downarrow \rightarrow (OA) \end{array}$	
013	١		OSA	160	N7	Subtract and Take Absolute Value	i ii (iice); (cii)	
pcode]	REP	МО	ADD AN	ID SUBTRAC	<u>CT</u>			
015	CAL	L0 B4	CT 4	005	Α0	Clear and Add	X → (Acc)	
017	TRA	X0	CLA CLS	005 025	Al	Clear and Subtract	- X → (Acc)	
020	ocs	Nl	ADD	045	A2	Add	X + (Acc) - (Acc)	
021	FOM	Tl	SUB	065	A3	Subtract	-X + (Acc) - (Acc)	
022 025	SUX	B3 Al	ADN	105	A4 A5	Add and Negate Subtract and Negate	$-[X + (Acc)] \rightarrow (Acc)$ $-[-X + (Acc)] \rightarrow (Acc)$	
026	SXT	B7	SUN ADA	125 145	A6	Add and Take Absolute Value	$X + (Acc) \rightarrow (Acc)$	
031	ICZ	Sl	SUA	165	A7	Subtract and Take Absolute Value	-X + (Acc)   - (Acc)	
032	LXM	Bl	Ι,			the way disturbed in those oncodes		
033 [*]	BTR	Ml		Note: The A	ccumulator	is not disturbed in these opcodes.		
035	CCL	Ll	ADD At	ND SUBTRAC	CT TESTS		Criterion	
036	XMT	B5	FOP	001	TO	If Operand Plus	x > 0	
037 040	TRE	X1 N2	FOM	021	Tl	If Operand Minus	-x > 0	
041	FSP	T2	FGO	061	T3	If (Acc) Greater Than Operand	- X + (Acc) > 0	
045	ADD	A2	FLO	121	T5		-[-X + (Acc)] > 0	
051	ISN	\$2	FUO FSP	161 041	T7 T2	I <u>f</u> (Acc) Unequal to Operand I <u>f S</u> um Plus	-X + (Acc)  > 0 X + (Acc) > 0	
052 053	ERO DIV	RZ D0	FSM	101	T4	I <u>f S</u> um <u>M</u> inus	-[X + (Acc)] > 0	
055	ADL	LZ	FSN	141	Т6	If Sum Non-zero	X + (Acc)  > 0	
056	LDR	R0	i .			1 (NC) 16 to		
057	RDV	D1	l 1		is satistie ied, go to N	d, go to next command of program (NC). If to $1C + 1$ .	est is not	
060 061	OSU FGO	N3 T3			ica, go to i			
065	SUB	A3	LOGIC	OPERATION	<u>15</u>			
071	IUO	S3	CAL	015	LO	Clear and Add Logic Word	$31[ \times ]0 \rightarrow (Acc)$	
072 073	ERA STZ	R3 P4	CCL	015 035	Ll	Clear and Add Complement of Logic Word	31[ x ]0 → (Acc)	
075	SUL	L3	ADL	055	L2	Add Logic Word	31[ X + (Acc)]0 (Acc)	
076	EXR	Rl	SUL	075	L3	Subtract Logic Word	$31[-X + (Acc)]0 \rightarrow (Acc)$ $31[X \wedge (Acc)]0 \rightarrow (Acc)$	
077	MPY	DZ	EXL ECL	115 135	L4 L5	Extract With Logic Word Extract With Complement of Logic Word	$31[ \overline{X} \wedge (Acc)]0 + (Acc)$	
100 101	OAN FSM	N4 T4	UNL	155	L6	Unite With Logic Word	31 X ∨ (Acc) 0 → (Acc)	
105	ADN	A4	UCL	175	L7	Unite With Complement of Logic Word	$31[\overline{X} \lor (Acc)]0 \rightarrow (Acc)$	
111	IEZ	S4	į	Note: 0 -	[(Acc)]	for all of these codes.		
113 115	STS EXL	Pl L4		1,010. 0	41 ((2007)32	for all of these codes.		
117	TDC	X5	LOGIC	TESTS			Criterion	
120	OSN	N5	,				215 25 32 2	
121 125	FLO SUN	T5 A5	IOZ	011	50	If Operand Zero	$31[\begin{array}{ccc} X & ]0 = 0 \\ 31[\begin{array}{ccc} X & ]0 = 0 \end{array}$	
131	IEC	S5	ICZ · ISN	031 051	\$1 52	<u>If Complement of Operand Zero</u> <u>If Sum Non—zero</u>	31 X + (Acc)[0 > 0	
133	STI	P3	IUO	071	\$3	If Unequal to Operand	31   - X + (Acc) 0 > 0	
135	ECL	L5	IEZ	111	\$4	If Extraction Zero	$31[X \land (Acc)]0 = 0$	
137 140	SKP OAA	X2 N6	IEC	131	S5	If Extraction With Complement Zero	$31[ \overline{X} \wedge (Acc)]0 = 0$ $31[ X \vee (Acc)]0 = 0$	
141	FSN	Т6	IUZ	151 171	\$6 \$7	_If Union Zero _If Union With Complement Zero	$31[ \overline{X} \vee (Acc)]0 = 0$	
145	A DA	A6	100				-	
151 153	IUZ STD	S6 P0		Note: If tes	t is satisfi fied, go to	ed, go to next command of program (NC). If t $NC + 1$	est 15 not	
155	UNL	L6		satis:	isa, go to	110   11		
157	TLC	X4	MULT	IPLY AND D	IVIDE			
160 161	OSA FUO	N7	,,,,,,	^77		Mouteint	(Acc) * X → (Acc)	
165	SUA	T7 A7	MPY	077 053	D2 D0	<u>M</u> ulti <u>ply</u> Di <u>v</u> ide	(Acc) + X - (Acc) (Acc) / X + (Acc)	
171	IUC	S7	RDV	057	D1	Reverse Divide	X / (Acc) - (Acc)	
173	STL	PZ	]			_ <del>_</del>		
175	UCL TRM	L7 X3						
177 * 000	BTD							
* 020	BRD		1					
* 040	BTC	,	1					
* 100	BTDS	1	1					
* 120	BRDS		1					

USERS CODE	OCTAL CODE	ENGR.	NAME	OPERATION	OPCODE NOTATION CROSS REFERENCE
STORE	OPERATIO	NS			Alpha Octal Engi
STL STD	173 153	P2 P0	Store Logic Word Store Double Precision	31(Acc)0 + 31 ( X ) 0 20(Acc)0 + 20 ( X ) 0 41(Acc)21 + 20(X + 1)0	ADA 145 A6 ADD 045 A2
STS STI	113	P1 P3	Store Single Precision [a] Floating Point Mode [b] Pickapoint Mode Store Integer	41(Acc)21 + 20 ( X ) 0 41(Acc)15 + 26 ( X ) 0	ADL 055 L2 ADN 105 A4 ADX 002 B2 AXT 006 B6
			[a] Floating Point Mode [b] Pickapoint Mode	20(Acc)0 - 20 ( X ) 0 0 - 21 ( X )26 26(Acc)0 - 26 ( X ) 0	BTR { [*] CAL 015 L0 CCL 035 L1
STZ	073	P4	Store Zero	0 - 31 (X) 0	CLA 005 A0 CLS 025 A1
INDEX	OPERATIO	<u>ons</u>			DIV 053 D0
LXP	012	в0	Load Index Plus	$X \rightarrow (I)$	ECL 135 L5 ERA 072 R3
LXM	032	Bl	Load Index Minus	$-X \rightarrow (I)$	ERO 052 R2
ADX SUX	002 022	B2 B3	<u>A</u> dd to Inde <u>x</u> <u>Su</u> btract from Inde <u>x</u>	$\begin{array}{c} X + (1) \rightarrow (1) \\ -X + (1) \rightarrow (1) \end{array}$	EXL 115 L4 EXR 076 R1
			<u></u>	251(2) (2)	FGO 061 T3
INDEX	TESTS				FLO 12! T5 FOM 021 T1
XPT	016	B4	Load Index Plus and Test	X + (1)	FOP 001 T0
XMT	036	B5	Load Inde <u>x M</u> inus and <u>T</u> est	$-x \rightarrow (1)$	FSM 101 T4
AXT	006	В6	Add to Index and Test	X + (1) + (1)	FSN 141 T6
SXT	026	В7	$\underline{S}$ ubtract from Inde $\underline{x}$ and $\underline{T}$ est	-X+(I) + (I)	FUO 161 T7
No			s not zero, go to next command, NC, of the of $(I)$ is zero, go to NC $+ 1$ .		IGZ 031 S1 IEC 131 S5 IEZ 111 S4
REGIS	TER OPERA	TIONS		······································	IOZ 011 S0 ISN 051 S2
LDR	056	R0	Load Register: * U, H, J	14 X 0 → (Reg. I)	IUC 171 S7
EXR	076	Rl	PE	6 X 0 → (Reg. I)	IUZ 151 56
ERO	052	R2	Extract Register I into Itself	$14[(Reg. I) \land X]0 \rightarrow (Reg. I)$	LDR 056 R0
ERA	074	R3	Extract Register I into QA Extract Register I into Acc	$14[(Reg. I) \land X]0 \rightarrow (OA)$ $14[(Reg. I) \land X]0 \rightarrow (Acc)$	LXM 032 B1
TRANS	017 037		Transfer [to Location X] Transfer and Enable Interrupts	14[ X jo → (NC) 14[ X jo → (NC)	OAN 100 N4 OCA 000 N0 OCS 020 N1 OSA 160 N7 OSN 120 N5
SKP	137	X2	Skip [X Words]	14[X + (NC)]0 + (NC)	OSN 120 NS OSU 060 NS
TRM	177	Х3	Transfer [to Location X + 1] and  Mark [in Location X]	$(NC) \rightarrow (X)$ 14[X+1]0 \rightarrow (NC)	REP { 013 M [opcode]
SINGL	E CHARAC	TER OUTPUT			RDV 057 DI SKP 137 X
TLC	157	X4	Transmit <u>L</u> ine Command	$7[X]0 \rightarrow 7(LD)0$	STD 153 PC
				0 - (LD8)	STL 173 P
TDC	117	Х5	Transmit Data Character	$7[X]0 \rightarrow 7(LD)0$ $1 \rightarrow (LD8)$	STS 113 P
BLOC	K INPUT/O	UTPUT			SUA 165 A' SUB 065 A'
BTR	033 [*]	Ml	Block Transmit or Receive	X is address of first operand in the block	SUL 075 L: SUN 125 A! SUX 022 B:
	BTC6		Block Transmit Commands	6-bit characters	SXT 026 B
	BTC8		Block Transmit Commands	8-bit characters	TDC 117 X
	BTD6		Block Transmit Data	6-bit characters	TLC 157 X
	BTD8 BRD6		Block Transmit Data Block Receive Data	<u>8</u> —bit characters <u>6</u> —bit characters	TRE 037 X
	BRD8		Block Receive Data	8-bit characters	TRM 177 X
REPE	AT OPERA	rions			UCL 175 L UNL 155 L
REP	013 [opcode]	мо	Repeat Next Command	X = address of first operand of block.	XMT 036 B XPT 016 B * BRD6 020
N-	mands by two word c are the mode) length comma	can be perfor words, the fi an be any of the same as the is affixed to the associated with and will continued.	e Add/Subtract, Add/Subtract Test, Log med using the Repeat mode. Each Reperst of which contains the opcode 013. The above mentioned commands. Commit in non-repeat counterpart except that an he mnemonic of the command. Repeat the them (base address of second word of use until the condition tested for is metally as a contained of the condition tested for is metally as a contained of the condition tested for is metally as a contained of the condition tested for is metally as a contained of the condition tested for is metally as a contained of the condition tested for is metally as a contained of the condition tested for its metally as a contained of the condition tested for its metally as a contained of the condition tested for its metally as a contained of the condition tested for its metally as a contained of the condition tested for its metally as a condition tested for its metallic as a condition tes	ic, and Logic Test com—  sat operation is designated  he opcode of the second  unds that are to be repeated  R (to represent Repeat  commands have a block  command). A Repeat Test	* BRD8 120 * BTC6 040 * BTC8 140 * BTD6 000 * BTD8 100

(Sep

7

- Contraction of the contraction

# SECTION 2.3 - OPERAND ASSEMBLY

The assembling of the operand X prior to processing an opcode is common to all opcodes used by the Central Processor. Therefore, it is seen that a thorough understanding of the process and significance of assembling the operand X is necessary for effective use of the Central Processor's capabilities. It is assumed that at this point the reader has had some contact with what is meant by the operand X and thus only a general discussion will be presented. If this assumption is incorrect, or if the reader is at all hazy about the subject after reading the following discussion, then the reader should refer to Section 2.2 of the General Reference Manual or the first section of the Central Processor Machine Language Manual. Detailed discussions of operand assembly, with examples, are provided in the above-mentioned manuals. The value of a basic understanding of this material cannot be too greatly emphasized since a thorough understanding of much of the material presented in later chapters depends upon mastery of the concepts of operand assembly.

A command word in the Central Processor, as we have seen, carries an operating mode M, an index address I, and a base address, A. All of these, along with the contents of the OA register, can be used in assembling the operand X of a command word. The exceptions to this rule are the command words with opcodes which operate on one of the Bus registers or an index location, since in these cases the index address I is used to specify the register or memory location (1 through 63) to be operated on. It should also be noted that the use of the contents of the OA register in assembling the operand X is not common practice, since the contents of the OA register are always set to zero before assembling X if the previous opcode that was processed was not one of the address preparation opcodes is discussed in the section below dealing with the general case

of operand assembly.

The operating modes associated with a command word specify the manner in which A, I, and OA are to be used in the assembling of X. Table 2.3—1 shows decoding that indicates the mode of operation.

TABLE 2.3-1	Operatin	ng Mode Deco	oding		
Mode	B regis	ster bits 28	CD reg	ister bits	
0	0	0 ,	0	0	
1	0	1	0	1	
2	1	0	1 .	0	
3	1	1	1	1	
					:

The general case of operand assembly is the most versatile and the most commonly used. In it, it is assumed that (OA), (I), and A are all available for use. There is a case that will be discussed later where the above assumption is not valid. The manner in which the operand is formed in the different modes is presented in Table 2.3-2.

By use of the general case of operand assembly, it is seen that a large number of modifications can be made to the operand by use of the contents of the OA register and indexing. In operand assembly, indexing can be very limitedly defined as using the contents of the index locat—tions to change the operand of the command. A more complete discus—sion of the index locations and their uses is presented in Section 2.1. The address preparation opcodes provide a second means of modifying the operand, which, if desired, permits the contents of the Accumu—lator to be combined in various ways in the assembling of X.

TABLE 2.3—2 Operand Assembly, General Case						
Mode	Action	Format				
0	(OA) + A + (I) = X	Number				
1	(OA) + (A) + (I) = X	Number				
2	((OA) + A + (I)) = X	Number or Logic *				
3	((OA) + (A) + (I)) = X	Number or Logic *				
where OA = Operand Assembly register  X = operand designator						
A = base address						
I = index address						
() = contents of (i.e., an address)						
Logic * ⇒ logic format on final access for logic or logic test						
opcodes.						

It was noted earlier that there are opcodes where the general case of operand assembly is not applicable. These opcodes belong to the Index or Bus register command groups. In these opcodes, the I field of the command word is used as an identification tag. If one of the index opcodes is being processed, the I field of the command word specifies which of the 63 index locations is to be operated on. If it is one of the Bus register opcodes, the I field indicates which of the five Bus registers (CA, J, H, U, or PE) is to be operated on. The method of assembling the operand X under these conditions is the same as shown in Table 2.3–2 with the exception that with these groups of opcodes, the I field, (I), does not enter into the assembling of X. The assembling of the operand X under these conditions is presented in Table 2.3–3.

In all instances, the arithmetic processes involved in assembling the

#### CHAPTER 3

#### INTRODUCTION TO MACHINE ORGANIZATION

#### SECTION 3.1 - GENERAL

Similar to most all digital computer design, the Central Processor is comprised of the four basic logic areas of: (1) Control, (2) an Arithmetic Unit, (3) Memory, and (4) Input/Output. This in itself is neither new or unusual, however, the method in which these areas of logic are handled within this particular computer needs to be thoroughly discussed since the means of implementing these areas can vary greatly.




Figure 3.1-2 is a breakdown by Central Processor registers of Figure 3.1-1. This figure shows registers of the various logic areas, but this is not a complete logic breakdown. In particular, the area of control is comprised of control registers and sequencers. The sequencers are in reality a complex of logic circuitry that supervises the operation of the opcodes listed in Table 2.2-1. This logic circuitry is not shown in Figure 3.1-2 because of its complexity. Rather, for simplicity of presentation, all sequencer logic is discussed in Sequencer Control. The discussion of control that is presented in Chapter 4 deals solely with control exercised by the registers of Figure 3.1-2 that are designated as the Control registers. Also, the reader should realize that the breakdown of input/output as presented by the Machine Diagram is not complete, since it deals only with provisions within the Central Processor for input/output. For a discussion of actual external input/output devices, the reader is referred to the General Reference Manual. If a more specific discussion of a particular input/output unit is desired, then that peripheral unit's technical manual must be consulted. It should also be pointed out that input/output operations of the Central Processor are not discussed in this part of the manual. Rather, due to the fact that a very thorough discussion of input/output is necessary in Chapter 12 of Part IV where Sequencer Control logic is discussed, the complete presentation of input/output is postponed until Chapter 12.

